When i buy Altera FPGA (Cyclone V GX for example), solder it on board, and give right voltage to power pin, wich state of user I/O pin i must see ? I think Tri-stated? Can somebody show me official documentation where i can see this information?
State of unconfigured IO pins is tri-stated with weak-pull-up. See device handbook, e.g.Figure 7-1: Configuration Sequence for Cyclone V Devices.
For more complete information about compiler optimizations, see our Optimization Notice.