Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

Factory pin state value

Altera_Forum
Honored Contributor II
‎05-07-2018 07:26 AM
1,021 Views

When i buy Altera FPGA (Cyclone V GX for example), solder it on board, and give right voltage to power pin, wich state of user I/O pin i must see ? I think Tri-stated? Can somebody show me official documentation where i can see this information?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-07-2018 10:01 AM
269 Views

State of unconfigured IO pins is tri-stated with weak-pull-up. See device handbook, e.g.Figure 7-1: Configuration Sequence for Cyclone V Devices.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.