Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21335 Discussions

Frame buffer stored frames

Altera_Forum
Honored Contributor II
1,127 Views

Hello, 

 

Can any one confirm that the frame buffer stores two frames( in different two locations) in any time?where the writer component handle the first frame and the reader component handle the second frame. 

ex. frame0 at 0x500 & frame1 at 0x1000 

then writer component writes to address 0x500 while the reader component reads from 0x1000 then the reader component reads from address 0x500 ,writer component writes to address 0x1000. 

 

kindly confirm 

 

Thank you
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
387 Views

That's the idea, yes. And you can enable triple buffering, which uses an additional third buffer. Useful if the incoming frame rate doesn't match the outgoing rate. 

 

 

Haven't seen this in practise yet. This is based on Altera's "Video and Image Processing Suite User Guide"
0 Kudos
Reply