Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21337 Discussions

Frequency management on MAX V CPLD

Altera_Forum
Honored Contributor II
1,537 Views

Hi, 

I just start working on Altera CPLD MAX V. I'm working on high speed system and i need an operating frequency on the range of 50MHz to 80 MHz to control a high speed LED's. The problem is that I'm obliged to use a "low" speed crystal oscillator as clock input (5-10MHz). I don't find a lot of information on the MAX V handbook's about frequency management, Also, in Altera website's they mention a DPLL feature but there is no more information about it, Thank you in advance
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
531 Views

See this previous thread: 

http://www.alteraforum.com/forum/showthread.php?t=27399 

 

Because "end of the year" has gone for a while, you may want to ask Altera support about the final schedule.
0 Kudos
Altera_Forum
Honored Contributor II
531 Views

i remember reading that the DPLL used a decent chunk of LEs

0 Kudos
Altera_Forum
Honored Contributor II
531 Views

@FVM: 

Hi, 

Yes, I did read that post and that's why I launch a new threads about,
0 Kudos
Reply