Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20702 Discussions

Getting error on mSGDMA IP

ap_mercy
Beginner
655 Views

Im trying to follow the example in this page with 2 mSGDMAs: https://blog.reds.ch/?p=835

 

when i run synthesis I get the below error:

 

ap_mercy_0-1638901839052.png

 

0 Kudos
4 Replies
EBERLAZARE_I_Intel
636 Views

Hi,

 

I see that you are using Stratix 10 Device, you can refer to below design instead:

https://rocketboards.org/foswiki/Projects/Stratix10SoCDesignExampleFor10GbeWithIEEE1588PTPCapability212

 

0 Kudos
ap_mercy
Beginner
627 Views

Hello, thanks for your response. This example seems like an overkill for what what I'm trying to accomplish. I tried the example from https://blog.reds.ch/?p=835  on the latest quartus pro and still get the same error with mSGDMA IP.  Is there an example that demonstrates only uses mSGDMA similar to what's on that (https://blog.reds.ch/?p=835) website?

0 Kudos
EBERLAZARE_I_Intel
600 Views

Hi,

 

For Stratix 10 there are non simple example design, however it is quite straightforward to port below design of the Arria 10 to the Stratix 10 below:
https://fpgacloud.intel.com/devstore/platform/17.1.0/Pro/arria-10-nios-ii-simple-socket-server-design-example/

0 Kudos
ap_mercy
Beginner
528 Views
0 Kudos
Reply