- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Im trying to follow the example in this page with 2 mSGDMAs: https://blog.reds.ch/?p=835
when i run synthesis I get the below error:
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I see that you are using Stratix 10 Device, you can refer to below design instead:
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, thanks for your response. This example seems like an overkill for what what I'm trying to accomplish. I tried the example from https://blog.reds.ch/?p=835 on the latest quartus pro and still get the same error with mSGDMA IP. Is there an example that demonstrates only uses mSGDMA similar to what's on that (https://blog.reds.ch/?p=835) website?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
For Stratix 10 there are non simple example design, however it is quite straightforward to port below design of the Arria 10 to the Stratix 10 below:
https://fpgacloud.intel.com/devstore/platform/17.1.0/Pro/arria-10-nios-ii-simple-socket-server-design-example/
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page