Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

Gold Code Generator

Altera_Forum
Honored Contributor II
‎07-29-2008 10:37 AM
1,635 Views

Hi,  

I am a student looking for help with creating a gold codes on my nios 2 evaluation kit. I want to set it up so that it generates 8 codes simultaneously, but have very little experience with quartus or FPGA's so have not been very successful. I would really appreciate some advice. 

Thanks
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎07-30-2008 09:00 AM
966 Views

Gold Codes are efficiently generated using Linear Feedback Shift Registers (LFSR) which generated pseudo-random sequences. Some time ago I have found lots of free literature about this topic on the web, I suggest you to try a search. 

After you have found the proper LFSR arhcitecture, you may implement it by using a Verilog or VHDL implementation of the LFSR and the job is done.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-05-2010 09:43 PM
966 Views

Hi can anyone please help me about where I can find the reference design zip file on altera? I want executable file gold_code_generator.zip.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.