Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

HMC pins in the CycloneV

Altera_Forum
Honored Contributor II
1,076 Views

Hello. 

I plan to use 5CSEMA5 with hard memory controller and single SOC core. HMC in the FPGA part of 5CSEMA5 has got a lot of pins for DDR3 connection.  

I want to use only part of special HMC pins for connection to DDR3. 

Can I use free pins of HMC (for example DQ[16 - 39]) as IO and use their for other signals?  

 

Thanks.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
333 Views

Hi, 

 

If hard memory PHY is used, You can connect unused pins as defined in the Quartus Prime software. 

Refer below links. 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/dp/cyclone-v/pcg-01014.pdf 

https://www.altera.com/quartushelp/current/index.htm#comp/comp/comp_tab_dp_unused_pins.htm 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Altera_Forum
Honored Contributor II
333 Views

Hi Anand Raj Shankar, 

Thanks for your answer. 

Your answer was helped for me.
0 Kudos
Reply