--- Quote Start --- Hi , you can try CASE statement in VHDL or Verilog, and you can consider AHDL truth_table. if you insist on schematic consider it as long way. --- Quote End --- I apologize I should of mentioned that I haven't learned what that is yet, this all seems like french to me. The directions I have say to realize the CSOP expressions for the divider circuit outputs using MSI decoders or multiplexers and any additional SSI logic needed. Use as few MSI devices and as few additional SSI devices as possible. And I understand what decoders are and multiplexers but I just cant seem to comprehend how to do what its asking for.
do you know about digital schematic much?i google it for you http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic1.html#intro (http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic1.html#intro) and this one https://en.wikipedia.org/wiki/circuit_minimization_for_boolean_functions (https://en.wikipedia.org/wiki/circuit_minimization_for_boolean_functions)