I am using quartus II. Can I take only p lines and add to the pin planner like single ended? How to choose io standard for differential input data in pin planner?
You may use our LVDS IP for that. It will helps to receive differential data and then allow you to use it in FPGA internal logic.
You may refer to LVDS Cyclone IV guide at link below: