Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20642 Discussions

How to Enable on chip termination for 3.3V LVCMOS?

EAQ
Beginner
675 Views

I'm using Cyclone V - 5CEFA4F23C8 and would like to enable the OCT on some of the pins (Location PIN_P16 for example). I'm using 3.3-V LVCMOS I/O standard. I get this error message:

"I/O standard 3.3-V LVCMOS on I/O pin xxxx cannot have termination logic option setting series 40 ohm without calibration"

Am I missing something or is OCT really unavailable for this standard/pin?

 

 

0 Kudos
1 Solution
AminT_Intel
Employee
614 Views

Hello,

 

Yes, that is correct.

 

Thank you

View solution in original post

0 Kudos
3 Replies
AminT_Intel
Employee
638 Views

Hello,

 

Please refer to page 144 of this document: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v2.pdf

 

Thank you

0 Kudos
EAQ
Beginner
630 Views

Thanks Amin.
To be clear, since the LVCMOS 3.3 isn't listed in either of the tables 5-29 or 5-30, it means that OTCs aren't available, right?

0 Kudos
AminT_Intel
Employee
615 Views

Hello,

 

Yes, that is correct.

 

Thank you

0 Kudos
Reply