- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everyone, I'm just a student and please help me or suggest some solutions for my problem.
I am building a system for implementing floating point 32 bit calculation, and I have to use Floating Point Funtions FPGA IP in Quartus 19.1 for Stratix 10 board. I want to read data (floating point 32 bit from On chip memory) and put in a and b and implement calculation output in q. But I see that all a, b and q are Conduit for exporting.
I configured this IP like that:
But when I apply, it doesn't display right and return the original IP core.
I sincerely thank you so much.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Please refer the below user guide to resolve your issue. Also, first you can try to use the inbuilt example designs.
1. About Floating-Point IP Cores (intel.com)
Then incorporate your configuration in the design that should be work fine.
Thank you
Kshitij Goel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
As we do not receive any response from you on the previous reply that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
Thank you
Kshitij Goel
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page