Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20266 Discussions

Hyper Bus implementation on MAX-10 FPGA

sandip_patel
Beginner
‎05-13-2021 10:54 PM
242 Views

Hello Team,

Wanted to implement Hyper Bus in Altera MAX-10 family FPGA on 200 MHz DDR (400 MT/s), Can you please guide of feasibility ?

 

Planning to use HyperMAX development board. Kindly guide

0 Kudos

Link Copied

1 Reply
Alberto_Sykes
Employee
‎05-14-2021 09:54 AM
231 Views

sandip_patel, Thank you for posting in the Intel® Communities Support.


In order for us to provide the most accurate assistance on this matter, I just moved your thread to the proper department, they will further assist you with this topic as soon as possible.


Regards,

Albert R.


Intel Customer Support Technician


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.