I'm not sure what you're asking. Can you post the code? Any top-level ports would appear in the Pin Planner for assignment after performing at least Analysis & Elaboration or full synthesis on the design.
Yes, In addition, refer the below link after full synthesis,
I would suggest go through the Intel free online training since you are newbie to FPGA,