Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18953 Discussions

I cannot update the PLL output clock Frequency

PGigl
Partner
365 Views

I have enable all macros as instructed.  I still cannot update the clock frequency.  It states that the page is protected and to unprotect I will need a password?

 

I am using Microsoft 365 and again, I have gone into the trust center and enabled all macros​

0 Kudos
1 Reply
SreekumarR_G_Intel
92 Views

i am not sure i follow you , can you please explain me in detail ; such as which device , quartus version etc ;

would it possible to attach the design so that i can have a look ?

 

Thank you ,

 

Regards,

Sree

Reply