Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

I'm working with Cyclone V - 5CEFA7F27I7V. The supply voltage VCCIO & VCCPD of all the banks is 3.3V. In this configuration, can I define in the "Pin Planner" the I/O Standard 3.0-V LVTTL instead of 3.3-V LVTTL?

dkind1
Beginner
350 Views
 
0 Kudos
1 Reply
YuanLi_S_Intel
Employee
235 Views

Hi Dekel,

 

It is not recommended to do so. To interface with 3.3V, kindly supply VCCIO with 3.3V.

 

Thank You

0 Kudos
Reply