Interaction with Phy chip on Altera's Arria V GX board for TSE initialization

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Interaction with Phy chip on Altera's Arria V GX board for TSE initialization

999 Views

Hi,

I want to interact with Triple speed Ethernet using Altera's Arria_V GX( Device : 5AGXFB3H6F35C6 ) Development board but getting an issue while interacting(i.e TSE RX could not receive packet),I am not sure about phy chip working properly or not,if someone have .c code related to Arria V GX Phy chip or one can provide me path in that direction.

Thanks and Regards,

Mehul

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.