- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I'am beginner with FPGA. I design prog to treat images who work. To do it, I integrated ROM with small images in my VHDL program and it works perfectly. However, VHDL ROM is now too large too big with images inside and doesn't fit MAX10M08.
So now I must use external ROM to store images samples that I must display (always the same). I connect ROM AT25512 (ROM I have) to standard SPI signal of the chip /CS, /DO,/DEVCLR(/WP), nSTATUS, CLK and DI.
I have 2 questions :
1. I don't see any IP to interface SPI ROM such as AT25xxx ?
2. is that possible to dump ROM images directly from JTAG. I mean from Quatrus programmer tool by loading in one POF file 'FPGA program' and in second XX file ROM images directly to PROM ?
Thanks for your answers and help
Regards,
OL
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Thank you for reaching out Intel FPGA community.
I am not quite familiar with interfacing ROM AT25512 with MAX 10. However, you can check this documentation (refer here: 2. Intel® MAX® 10 Embedded Memory Architecture and Features) which you can use the architecture to be functioned as ROM.
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page