- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Need to replace Max 5 CPLD with MAX 10 FPGA in my board.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As long as the design is written in VHDL/Verilog and do not use any MaxV specific IP, the code will work on Max10 FPGA. If you've used and MaxV Specific IP, you will have to upgrade them to the same or compatible IPs in Max10 .
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
However, MAX 10 devices are not pin-for-pin compatible with MAX V devices.
Cheers,
Alex
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Swapnil,
To maintain the highest possible performance and reliability. You must also check the operating requirements described for both MaxV and Max10 devices.
Kindly refer below link for more information.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_datasheet.pdf - Max10 Operating Conditions (Page 4)
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/max5_handbook.pdf - MaxV Operating Conditions (Page 49)
Thank you.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page