Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20987 Discussions

Is the extreme error on the TSD of the MAX10 CPLD actually a hardware issue?

CPelk1
Beginner
‎09-23-2019 01:44 PM
774 Views

In the link attached there is a note saying that there is a bug in the ADC IP that makes the TSD error outside the tolerance band and that it would be fixed with later versions of Quartus. However, I saw this problem on Quartus 16.1 (which is a later version than what this post was referencing) and after downloading and testing Quartus 18.1. Either the software bug hasn't been fixed or this is actually a hardware issue. Can I get some insight here? Thanks.

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎09-24-2019 07:55 AM
547 Views

Hi ,

I just gone through internal documents, the issue is fixed that is what I come to know.

 

It is not hardware issue.

 

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.