Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19189 Discussions

Is the extreme error on the TSD of the MAX10 CPLD actually a hardware issue?

CPelk1
Beginner
335 Views

In the link attached there is a note saying that there is a bug in the ADC IP that makes the TSD error outside the tolerance band and that it would be fixed with later versions of Quartus. However, I saw this problem on Quartus 16.1 (which is a later version than what this post was referencing) and after downloading and testing Quartus 18.1. Either the software bug hasn't been fixed or this is actually a hardware issue. Can I get some insight here? Thanks.

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
108 Views

Hi ,

I just gone through internal documents, the issue is fixed that is what I come to know.

 

It is not hardware issue.

 

 

Reply