Hi, I am using 10ax115R3F40
Question 1: I cant found VCCP and VCCa_pll pins on my sch lib downing from intel website. Do it say that these two type pin no need connect? But it have VCCa_fpll. Is this mean vcca_fpll instead vcca_pll?
Question 2 : I dont use Tranceivers. But I use IOPLL. Can i connect vcch_gxbl/vcch_gxbr/vcct_gxbl/vcct_gxbr to GND?
Can you share with us the link where you downloaded those Arria 10 files?
For Arria 10 pin connection, we shall always refer to pin connection guideline:
I download the orcad sch lib from https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test/pcb/pcb-cadence.html
While I am still having issue opening the .OLB file, let me put my comment as follow.
For 1st Question, referring to the pin list below:
and pin connection guideline below:
VCCP and VCCA_pll need to be connected
For 2nd question, referring to pin connection guideline above:
"If all of the transceivers, fPLLs, and IOPLLs on a side are not used, then the VCCT_GXB power rails on that side can be tied to GND to save power regardless of whether they are an inner or outer bank."
"VCCH_GXBR power rails can be tied to GND to save power if all of the transceivers, fPLLs, and IOPLLs on that side are not used."
Since you are using the IOPLL, you need to connect those pins.
We do not receive any response from you to the previous question/reply/answer that have been provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.