Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

JAM Stapl programming EPC2

Altera_Forum
Honored Contributor II
1,194 Views

Trying to use JAM Stapl to program a EPC2. Board programs easily from a cable but we are trying give the customer in the field update capability by running a DOS app to keep it simple. It has no problem checking the id code using the Altera idcode.jbc but every possible test yields Exit Code = 6 Unrecognized device. I get exactly the same results with a byteblaster-mv as well as the internal jam jtag IO designed into the fpga code. Scope and logic analyzer show clean signals. Pullups/Pulldowns are in place. ByteBlaster MV works from Quartus fine.

0 Kudos
0 Replies
Reply