- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have Arria 10 GX Development Kit which includes FMC loopback card in the box. My goal is testing LVDS SERDES Intel FPGA IP using loopback mechanism. I generated separate LVDS Tx and LVDS Rx IPs with the following configurations.
Data rate: 600 MBps
SERDES factor: 8
# of channels: 2
External PLL is used for both IPS.
Analysis & Synthesis part of compilation was done successfully. However, I have trouble to find proper pins for TxClock and RxClock pairs.
For LVDS Tx IP I used ref clock of PLL which is located in IO Bank 3A (BD24-BC24). This is the only available reference clock on board for IO banks 3A, 3B and 3C.
Since I plan to use FMC loopback card, all possible LVDS data and clock pairs (for Rx and Tx) are located in IO Bank 3B and 3C.
Place & Route fails to find proper pins with the current pinning constraints. As far as I understood from device handbook of Arria 10, reference clock and LVDS pins should be located in the same IO bank. Unfortunately, I could not find such pins with the eval kit and FMC loopback card.
Is there an example design which shows proper pinning for this case? I also appreciate if anyone has suggestions for pinning.
Note: By ignoring FMC loopback card, I used only IO bank 3A for pin assignment. This time Place & Route compilation was completed without an error.
Thanks in advance.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum cases, along with others, did not get through as intended. As a result, we have a backlog of cases that we are currently working through one by one.
Please be assured that we are doing everything we can to resolve this issue as quickly as possible. However, this process will take some time, and we kindly ask for your patience and understanding during this period. The cases will be attended by AE shortly.
We appreciate your patience and understanding, and we are committed to providing you with the best support possible.
Thank you for your understanding.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Have you referred to the Arria 10 Development Kit User Guide? I give you the link below:
https://www.intel.com/content/www/us/en/docs/programmable/683526/current/fmc.html
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I hope the previous response was sufficient to help you proceed. As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page