Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18985 Discussions

LVDS RX CHANNELS MAX RATE

EHait
Novice
573 Views

Hello,

I'm looking for the lowest cost FPGA family from Intel which still have fast enough LVDS RX channels to handle up to 800MHz DDR bus (up to 1.6 Gb/Sec per data RX lane)?

 

Thanx,

Eli.

 

0 Kudos
3 Replies
Rahul_S_Intel1
Employee
95 Views
Hi Eli, You can try for the Cyclone V family devices
EHait
Novice
95 Views

When i look at "Table 34. High-Speed I/O Specifications for Cyclone V Devices" in Cyclone V Device Datasheet at page 47

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_51002.pdf

The highest clock input frequency for true differential standards is 437.5 which in best case can support data rate up to 875 Mb/Sec in DDR while i'm looking for almost twice that rate.

 

I see that Arria 10 support up to 1,600 Mb/Sec in DDR mode but these FPGA devices are relatively expensive....

 

Rahul_S_Intel1
Employee
95 Views
Hi, Can you please try on Cylcone 10 GX
Reply