hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

LVDS Serdes

schlee68
Beginner
523 Views

Hi-

Serdes input is 40 bits.

Read this 40bit from ROM and enter it into Serdes

"101010.....1010" It's okay

schlee68_2-1667393325706.png

 

if you type it like this "00000000000000000000000000000111111111111111111111" If you enter this way, the following waveform appears.

I'm use 2GHz Serdes

 

schlee68_3-1667393653876.png

 

How to make 00......000  flat,  111....11 flat

 

 

0 Kudos
3 Replies
AqidAyman_Intel
Employee
487 Views

Hi,


Thank you for reaching out Intel FPGA Community.


Which device are you use?


0 Kudos
AqidAyman_Intel
Employee
461 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
AGORS5
Beginner
453 Views

Hi,

 

Are you using Dev kit or own hardware ?

I am asking cause it looks like cold junction between chip and PCB.

So called head-on-the-pillow issue.

In other words , there is no connection between fpga and pcb.

There is samall capacitance between fpga ball and pcb - few pF.

That's why you can see spikes instead of square wave.

 

Try with other pin on the same chip or another unit.

 

Best regards

Adam Górski

0 Kudos
Reply