Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Landing pattern for BGAs: IPC vs. Altera recommendation?

Altera_Forum
Honored Contributor II
‎12-04-2017 11:17 PM
1,305 Views

Regards, 

 

My team has completed a design for an Arria 10 SX device, we are using a Flip-chip BGA with 1mm pitch and 0.6mm ball size. According to IPC specifications the landing pad size for a BGA with 0.6mm balls is 0.45mm pads; however it appears Altera recommends a landing pattern with 0.47mm pads and, moreover, the reference design/dev kit Arria 10 SX has pads with size 0.483mm. 

 

Any idea why the pad size needs to be larger than IPC recommended guidelines?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-05-2017 12:17 PM
303 Views

IPC recommended 'guidelines' are just that. 

 

You can use the ipc-7351b ipc calculator (http://www.ipc.org/contentpage.aspx/contentpage.aspx?pageid=land-pattern-calculator-old) to help determine the IPC recommended landing pad size for a given device geometry. A quick play with the tool, using the detail you posted, results in a recommended landing pad of 0.5mm. Adjusting various parameters within the tool and the answer changes. The very fact that IPC have a tool with the array of parameters on offer shows there isn't a one size fits all. 

 

An assembly house is also very likely to comment on any data you send them and request they can, for example, increase pad sizes for reliability of manufacture. You just have to hope they don't wish to increase pad sizes at the expense of nearby features - such as tracks between the BGA pads. 

 

Either of the above may well be the case with the Altera reference board you mentioned. 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.