Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Honored Contributor I
764 Views

Linux -> mSGDMA -> Dual Clock FIFO

Hi, 

For many weeks I am trying to transfer data(Mbytes) from HPS to FPGA but without success. I have DE1 SoC board and I use Linaro Linux from Altera site. My project is based on DE1_SOC_Linux_FB project from DE1-SoC_v.4.0.3_HWrevE_SystemCD. I would like with your help to make here some tutorial how to do it, step by step.  

 

My actual concept is to make mSGDMA with Memory-Mapped to Streaming mode and connect Dual clock FIFO. Output from FIFO i want export to my FPGA logic. I want to use dual clock FIFO because later I will be using SDRAM Controller. Is my concept ok? 

 

So, in first step I opened DE1_SOC_Linux_FB project, opened qSys, and upgraded IP to 15.1 version. Then I added mSGDMA, System and SDRAM Clocks for DE-series Boards and Avalon-ST Dual Clock FIFO. I connected clocks, resets, stream_source from mSGDMA to in signal in FIFO and exported output from FIFO. My first question is how to connect the rest of the signals and how to configure mSGDMA and FIFO? I attach the screen of my qSys connections. 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=13043&stc=1  

 

I will be very grateful for your responses. I have little time to do it 

 

Best wishes 

Tom
Tags (1)
0 Kudos
1 Reply
Highlighted
Honored Contributor I
20 Views

I connected mm_read to f2h_axi_slave and csr and descriptor_slave to h2f_lw_axi_master. Is it good? I found similiar solution here: https://rocketboards.org/foswiki/view/documentation/socswws1introtoalterasocdeviceslab4linuxfftappli... but data size is limited by on-chip memory(max 10 MB). I need 64MB. How to send unlimited data size from linux memory to FIFO?

0 Kudos