Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

LogicLock for Locking RAMS locations?

Altera_Forum
Honored Contributor II
‎08-02-2011 05:09 PM
1,089 Views

I can't find any information on how to lock down the location of a RAM block. 

My build met timing this time, and I want to repeat the results everytime. incremental compile isn't an option since my scripted flow approach blows away the db everytime. I need some sort of constraint that i can add to the qsf. Is logiclock the right way to approach this?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-02-2011 10:21 PM
439 Views

try to create a post-fit .qxp as a source to incremental compile

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.