Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18979 Discussions

Looking for an example Max-10 Quartus project with LVDS I/O

SBake8
Beginner
449 Views

I'm looking for an example Max-10 Quartus project that uses LVDS I/O. I do not need SERDES. I plan to run the LVDS pins at 100MHz clock rate. I plan to use Verilog source code. Thanks,

0 Kudos
2 Replies
SreekumarR_G_Intel
94 Views

Hello there ,

sorry for late response ;

Hope you might already get some example , if not just curious , did you get chance to check in intel fpga cloud.

 

https://fpgacloud.intel.com/devstore/platform/?acds_version=any&family=max-10

 

Thank you ,

 

Regards,

Sree

 

JPott5
Novice
94 Views

There is nothing there for LVDS on the Max 10. Are there any other sources of example code for an LVDS Receiver SERDES on the Max10?

Reply