Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Lvds serdes

Altera_Forum
Honored Contributor II
‎06-02-2012 02:48 PM
1,085 Views

I would like to use the LVDS SERDES tx/rx modules for chip to chip communication. I'm trying to figure the easiest way to configure the modules. 

 

1) Is it possible to setup the lvds_tx and lvds_rx to use external tx and rx clock while still sharing the same fpga fabric clock (parallel clock)? 

 

2) Do I need to use DPA if I use external clocks for tx and rx serial paths? 

 

3) Any recommendations on a better way of implementing this interface? 

 

thank you.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.