Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18979 Discussions

MAX 10 LVDS clock recovery functionality

James_Stuart
Beginner
572 Views

I'm implementing inter-board communications using LVDS on MAX 10 at the moment, and wanting to avoid sending an explicit clock signal between boards. I'm struggling to find many details on how clock recovery can be done on a MAX 10, any details appreciated.

0 Kudos
1 Reply
JonWay_C_Intel
Employee
222 Views

Hi @James Stuart​ MAX 10 LVDS IP RX does not support clock data recovery (CDR).

Reply