Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20867 Discussions

MAX 5 Power Rail Ramp Times

Ian_Maw_Chelton
Beginner
804 Views

Hi all,

 

I can't see a minimum or maximum ramp time in the MAX V data.

 

Is there a specification for this, or is any ramp time / rate acceptable ?

 

Are the power supply ramps required to be monotonic ?

 

Thanks.

0 Kudos
3 Replies
AqidAyman_Intel
Employee
763 Views

Hello,


Thank you for reaching out Intel FPGA Community.


I checked the documentation, and as you mentioned there is no mention on the ramp up time for the device. What I understand is that this device does not have the requirement to power up sequence. It means that you just need to follow the restrictions of getting into user mode as defined in the documentation. Refer on Chapter 4, page 4-5 in the below link:

https://www.intel.com/content/www/us/en/content-details/654928/max-v-device-handbook.html?wapkw=max%20v%20&DocID=654928


As for the power supply, it is always recommended to be monotonic. I found information from the internal resources as below:


"We recommend in this case to have a monotonic rise because you don't want the power to dip below the download SRAM entry point which is 1.55V after passing it. If it falls below 1.4V as it enters user mode, functionality of the device is not guaranteed."


I hope the information shared helps you moving forward.


Regards,

Aqid


0 Kudos
Ian_Maw_Chelton
Beginner
712 Views
0 Kudos
AqidAyman_Intel
Employee
709 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.



0 Kudos
Reply