Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21034 Discussions

MAX V Clocked D Type flip flop timing specification?

sth125
New Contributor I
473 Views

Hello,

Where can I find the MAX V Clocked D Type flip flop timing specification? 

Thanks.

Labels (1)
0 Kudos
1 Solution
Nurina
Employee
425 Views
0 Kudos
2 Replies
Nurina
Employee
426 Views

Hi,


Is this what you're looking for? https://cdrdv2-public.intel.com/654928/max5_handbook.pdf


Regards,

Nurina


0 Kudos
Nurina
Employee
389 Views

Hi,


We have not received a reply from you. As such, I now transition this thread to community support. If you have a new question, Feel free to open a new thread or login to ‘ https://supporttickets.intel.com ’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

 

If any answer from the community or Intel Support are helpful, feel free to rank your support experience by rating 4/5 survey. Please let me know of any inconvenience so that I may improve your future service experience.

 

Best regards,

Nurina


0 Kudos
Reply