Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21420 Discussions

MAX V: is it okay to leave VCCIO unconnected for unused I/O banks?

fzliu
Beginner
‎04-02-2019 02:57 AM
810 Views

We're using the MAX V CPLD for our project (specifically, the 5M80ZM68). This CPLD has 2 I/O banks; one of them is unused in our application. From both a power and performance perspective, is it okay to leave VCCIO unconnected for that bank? Thanks!

0 Kudos

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎04-09-2019 02:18 AM
431 Views
Hi Frank, It would be better if you have all the VCCIO connected to power rail. The reason is because MAX has power-on circuitry which will monitor the level of VCCIO during power up. Thus, it is important to have it connected so that the device can be power on successfully. Regards, YL
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.