Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

MAX+plus II error

PauloGoulart
Beginner
‎08-24-2021 05:21 AM
499 Views

programming EPM7064lc44 with MAX plus, get an error if change the device to EPM7064SLC44.

Error Message:  Logic Array Block A requires too many I/O pins as a result of user assignments.

OK to Ignore,  Chips/Pins/LCs, then it compiles. any ideas why MAX7000 and MAX7000S are so different?

 

0 Kudos

Link Copied

2 Replies
MBenca
New Contributor I
‎08-24-2021 06:11 AM
481 Views

Hi Paulo,
EPM7064 and EPM7064S devices have the same gates count, macrocells count, maximum user I/O pins and device pinout. But there is JTAG interface available for MAX 7000S only. When the JTAG interface in MAX 7000S devices is used for in-system programming, four I/O pins become JTAG pins. What is the JTAG interface settings in MAX+PLUS II?

Regards,
Martin

0 Kudos
Copy link
Nurina
Employee
‎08-29-2021 07:34 PM
456 Views

Hi,

Did the above reply help?


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.