Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19087 Discussions

MAX10 ADC offset issue

Tho_Ge
Beginner
315 Views

We are using the internal ADC of a Max10 (10M50) to monitor some voltages.

For a reference voltage of 2.5V the offset error should be about +/- 5mV (offset error and drift 0.2% FS, prescaler disabled)


For testing purposes we have recorded 15 voltage steps in the range of 0.1V to 2.4V.
With these values we calculated the offset for the ADC, which gave a result of -8.45mV.
We repeated this Test with other voltages (3.3V to 5V via a voltage divider).
Each of the measurements resulted in a higher offset value as expected and always negative.

Have you seen similar behavior?

0 Kudos
6 Replies
EngWei_O_Intel
Employee
285 Views

Hi there

 

Are you using a development kit or designing a board with Max 10?

If you are designing a board, have you got the schematic reviewed especially on power and Vref pins? Have you seen similar issue if running the same test on the development kit? Also, please refer to section 3.3 of the userguide for board design guidelines.

 

Also, can you check if your design compilation having any Critical warning related to ADC?

 

Thanks.

Eng Wei

Tho_Ge
Beginner
270 Views

Hello,

yes, there are a total of 28 critical errors relating to the ADC. Here is an example:
"Critical Warning (16248): Pin I_FLT_SWITCH_N_AMP2 is placed too close with ADC pins. I / O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: "

The signals that are close to the ADC inputs are mostly static signals that are typically high or low.
Our design uses all IO ports, we cannot leave pins unused around ADC inputs.

 

Thanks.

 

Thomas

 

EngWei_O_Intel
Employee
265 Views

Hi Thomas

 

Are you using a development kit or designing a board with Max 10?

And yes, please review all the Critical warning and you can suppress those Critical Warning with IO_MAXIMUM_TOGGLE_RATE set to 0, according to the actual behaviour of those pins.

Also, are you using external Vref? Have you tested with internal Vref?

 

Thanks.

Eng Wei

Tho_Ge
Beginner
260 Views

Hello Eng Wei,

we don't use a development kit. The measurements were carried out on a dedicated board.

We also use an external 2.5V reference, as the internal reference is derived from the analog supply voltage and this is not necessarily so stable and accurate.

See ADC User guide chapter 2.1.6:
"Intel recommends that you use a clean external voltage reference with a maximum resistance of 100 Ω for the ADC blocks. If the ADC block uses an internal voltage reference, the ADC block is tied to its analog voltage and the conversion result is ratiometric."

EngWei_O_Intel
Employee
249 Views

Hi Thomas

 

May I know which board are you using?

 

We want to filter out if the external Vref is clean. We assume you have all the power pins reviewed and those power rail has no issue. What is the sample rate is being used? Can you try reducing the sample rate? Reducing the sample rate results in more settling time. It would be interesting to see if this makes a difference. You could refer to Table 25 in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_adc.pdf

 

Thanks.

Eng Wei

EngWei_O_Intel
Employee
199 Views

Hi Thomas


I hope you are doing well. Since we don't receive any feedback to the thread, we will transition the thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Eng Wei


Reply