Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20880 Discussions

MAX10 - CRC_ERROR pin port type

FrankK
New Contributor I
757 Views

Hello,

 

what port type is CRC_ERROR pin while signalling a detected error of configuration RAM?

MAX 10 FPGA Device Family Pin Connection Guidelines says "Output (open-drain)" but I could measure push-pull charactersitcs during present CRC error event.

What is right, push-pull or open-drain?

 

Best regards

Frank

Labels (1)
0 Kudos
1 Solution
FvM
Valued Contributor III
734 Views

crc_error pin options.jpg

Hi,
basically both. Open drain is configurable option in crc_error pin settings.

View solution in original post

0 Kudos
3 Replies
FvM
Valued Contributor III
735 Views

crc_error pin options.jpg

Hi,
basically both. Open drain is configurable option in crc_error pin settings.

0 Kudos
FrankK
New Contributor I
701 Views

Thanks a lot for your fast response and the hint, where to find the configuration options.
I simply missed it.

0 Kudos
NurAiman_M_Intel
Employee
649 Views

Hi,


We are glad that your issue has been addressed very well by our community.


I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Regards,

Aiman


0 Kudos
Reply