Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

MAX10 JTAG Security Bit

Tom_B
Beginner
295 Views

I'm trying to turn on the JTAG Security Bit on the MAX 10 device.

I followed the instructions in the configuration guide:

1. I created a quartus.ini file with the line PGM_ENABLE_MAX10_JTAG_SECURITY=ON in it and put it into the project directory. 

2. After compiling the design, I ran 'Convert Program Files' function from within Quartus, to convert the .sof file to a .pof file. I selected 'Enable JTAG Security' and 'Verify protect' boxes.

It created a new .pof file and a .map file. The .map file had this:

Max 10 Setting:
 
EPOF: OFF
Secured JTAG: ON
Verify protect: ON
Watchdog value: Not activated
Configure device from CFM0 only: OFF
POR: Instant ON
IO Pullup: ON
SPI IO Pullup: ON

 

But when I load the design into my CPLD device on my board and then repower I am still able to do all JTAG instructions on the device without issue, indicating that JTAG security is not turned on.

Note that my design has the an556 user_logic_control_block, so I can supposedly turn JTAG security on/off using the inputs to this block. Except the JTAG security is always off, no matter what commands I send to this block (the commands run to completion correctly, but don't ultimately do anything, since JTAG Security doesn't seem to be enabled).

 

What am I doing wrong? Or is it just not possible to turn on JTAG Security on a MAX10 device?

0 Kudos
0 Replies
Reply