Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18510 Discussions

[MAX10] some I/Oport driven Low when Jtag Programming

HSuzu16
Beginner
426 Views

Hi,

I use MAX10 [10M16SCU324C8G supply3.3V] FPGA in our design. 

 

While writing .pof, some user I/Opin is driven low. (ISP-CLAMP is disabled. USB-Blaster Rev.c is used.)

The user I/Opin (input setting pin) is connected to an external 3.3V buffer output (buffer is High output during writing). Therefore, a large current flows.

 

(1)

I/Opin is written as Tri-state in Configuration User Guide.

I interpreted that I/Opin was in Hiz state while .pof writing.(Is this wrong?)

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

--- Quote Start ---  

2.1.2.3.1. ISP Clamp

When a normal ISP operation begins, all I/O pins are tri-stated. 

--- Quote End --- 

 

(2)

I have found the following articles that are expected to be similar. (10M 04 SCU324C8G)

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

 

Since I designed with the Qurtus18.1 Lite, I generated and tried .pof with both the Quartus19.1 standard-edition and Lite-edition, but it was the same.

Is this a bug of Qurtus and 10M16SCU324C8G is not fixed?

 

(3)

To avoid this problem, I created .ips with [ISP CLAMP state editor] of Qurtus 18.1 programmer, enabled ISP CLAMP and wrote .pof.

For some reason, just changing one of the low driven pins to the high setting caused all the low driven pins to enter the weak pull-up state.

(Pin set to High is High output. All other user I/Opins are set to Tri-state.)

Is this a bug?

 

Also, it takes 6 minutes to write .pof with ISP CLAMP enabled.

(If it is invalid, it will end in about 10 seconds.)

Is it the specification that takes time?

 

Best regards.

0 Kudos
5 Replies
ShafiqY_Intel
Employee
230 Views

Hi HSuzu16,

 

Is this a bug of Qurtus and 10M16SCU324C8G is not fixed?

A bug of Quartus with 10M16SCU324C8G have been fixed in 19.1 Standard and later version. (I checked the internal communication and I confirmed that the issue is fixed)

 

Did you make full compilation using 19.1 standard version ?

 

Thanks

HSuzu16
Beginner
230 Views

Thanks for you reply.

 

>Did you make full compilation using 19.1 standard version ?

 

Yes.I make full compilation using 19.1 standard edition.

After executing Erase, I wrote .sof and wrote .pof.

but some IO ports are driven low during .pof writing.

ShafiqY_Intel
Employee
230 Views

HSuzu16,

 

I'm checking with Engineering team regarding to this issue.

Please allow me some time.

I'll get back to you as soon as I get the answer.

 

Thanks

HSuzu16
Beginner
230 Views

Hi,

 

What about the situation on this issue?

I will wait for your reply.

 

best regards

HSuzu16
Beginner
230 Views

Hi​,

 

I have not solved this problem yet.

I am still expecting your response regarding this issue.

best regards

Reply