Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Max speed for Agilex GPIO bank when connect to DDR4 & DDR5 DRAM

YeongKang_1111
Employee
401 Views

I have one concept project which on board we have DDR DRAMs and FGPA and the board will be in SODIMM/UDIMM form factor. We plan to connect the DDR signals to Agilex GPIO pins, use Agilex FPGA as the buffer and output the DDR signals to main platform. 

One thing we are curious on is how much the supported speed for DDR4 and DDR5. 

I got this information from datasheet but not sure should I directly convert the Mbps to MT/s and use it to represent the max speed.

"Hard memory controllers and PHY supporting DDR4 x72 at 3,200 Mbps per pin, DDR5 x80 at 4,400 Mbps per pin and Intel Optane persistent memory support."

 

Thanks. 

0 Kudos
1 Solution
Ash_R_Intel
Employee
392 Views

Hi,

For per pin, yes you can consider the value in MT/s. Note that there are 2 bits per pin.


Regards


View solution in original post

0 Kudos
1 Reply
Ash_R_Intel
Employee
393 Views

Hi,

For per pin, yes you can consider the value in MT/s. Note that there are 2 bits per pin.


Regards


0 Kudos
Reply