How do I find the minimum hold time for input pins on MAX10?
I want to use a discrete high-speed comparator combined with fast event capture in the FPGA to implement a simple ADC, and may have to latch the comparator. In either case, I need to know the minimum hold time for the MAX10 inputs.Link Copied
For more complete information about compiler optimizations, see our Optimization Notice.