Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Modelsim Error: file in read mode

Altera_Forum
Honored Contributor II
3,395 Views

Hi. When i am trying to compile my testbench, i get an error: 

 

Error: file in read mode 

 

 

May i know how to solve it? 

 

thanks
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
2,529 Views

In the absence of more details of your problem, here is my guess: Your test bench is probably using a file to read and it cannot find file in the project directory. Either you should put the specified file in the project directory or specify its entire path in the testbench program.

0 Kudos
Altera_Forum
Honored Contributor II
2,529 Views

Maybe your file (source code) didn't have any permission to read by the tool or the file doesn't exist? Maybe the path is wrong? 

 

Srini 

www.cvcblr.com/blog
0 Kudos
Altera_Forum
Honored Contributor II
2,529 Views

The path is correct. I recreate the project and success to compile the file d. Thanks

0 Kudos
Altera_Forum
Honored Contributor II
2,529 Views

file in read mode

0 Kudos
Reply