Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21334 Discussions

Multiple PLL's in cyclone III

Altera_Forum
Honored Contributor II
1,046 Views

Greetings 

 

I filled up one PLL in a cyclone III design and need to add another clock that is skewed -2.5 ns in another PLL. How close is PLL 1 to PLL2 and PLL3? Are they all accurate to one another or are they not to be trusted. 

 

Thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
353 Views

You can set the clock compensation mode on one of the PLL's output clocks. 

One of those modes should let you meet your needs.
0 Kudos
Altera_Forum
Honored Contributor II
353 Views

What does "Clock compensation" mean. I see it here in the PLL megawizard? can you digress? thank you

0 Kudos
Altera_Forum
Honored Contributor II
353 Views

I would NOT trust different PLLs. Same PLL - OK, two different PLLs even if the source the same - not trustable.

0 Kudos
Reply