Re:NIOS code address define - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

NIOS code address define

369 Views

I have a 32MB SDRAM and NIOS is running on the FPGA. I hope that the space of 12MB in the back is used to store user data instead of Nios code. How can I define it in eclipse? Thank you.

Link Copied

1 Reply

332 Views

The address map in Platform Designer indicates the memory range of your SDRAM.

You can refer to this memory range when you store data.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.