Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19493 Discussions

NIOS code address define

GDeXi
Beginner
176 Views

I have a 32MB SDRAM and NIOS is running on the FPGA. I hope that the space of 12MB in the back is used to store user data instead of Nios code. How can I define it in eclipse? Thank you.

 

0 Kudos
1 Reply
EricMunYew_C_Intel
Moderator
139 Views

The address map in Platform Designer indicates the memory range of your SDRAM.

You can refer to this memory range when you store data.


Reply