Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Negative slack on osc of internal EEPROM

Altera_Forum
Honored Contributor II
998 Views

Hi: 

I use EPM240, after using internal EEPROM by ALTUFM_PARALLEL mega function, I got Negative Slack on osc of EEPROM for Hold summaries. How should I give timing constraint to avoid the slack? 

 

 

The Hold summary report is: 

+-------------------------------------------------------+ 

; Hold Summary ; 

+-----------------------------+---------+---------------+ 

; Clock ; Slack ; End Point TNS ; 

+-----------------------------+---------+---------------+ 

; EEPROM|maxii_ufm_block1|osc ; -19.430 ; -36.813 ; 

; f50m ; 1.646 ; 0.000 ; 

+-----------------------------+---------+---------------+ 

 

Part of Hold:"EEPROM[maxii_ufm_block]|OSC 

 

; -19.430 ; epm240_eeprom_altufm_parallel_hcn:EEPROM|A[8] ; epm240_eeprom_altufm_parallel_hcn:EEPROM|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ; EEPROM|maxii_ufm_block1|osc ; EEPROM|maxii_ufm_block1|osc ; 0.000 ; 2.026 ; 2.596 ; 

; -17.383 ; epm240_eeprom_altufm_parallel_hcn:EEPROM|lpm_counter:cntr2|cntr_m7j:auto_generated|safe_q[4] ; epm240_eeprom_altufm_parallel_hcn:EEPROM|wire_maxii_ufm_block1_drdout ; EEPROM|maxii_ufm_block1|osc ; EEPROM|maxii_ufm_block1|osc ; 0.000 ; 2.053 ; 4.670 ; 

; -17.382 ; epm240_eeprom_altufm_parallel_hcn:EEPROM|deco1_dffe ; epm240_eeprom_altufm_parallel_hcn:EEPROM|wire_maxii_ufm_block1_drdout ; EEPROM|maxii_ufm_block1|osc ;
0 Kudos
0 Replies
Reply