Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19199 Discussions

Output pin naming rules in sub-modules.

NShan12
New Contributor I
198 Views

Hello,

I have a FPGA project designed completely as schematic entry. There is a module instantiated at top level and the output of this module is a 12 bit vector with name "2pi". Compilation is through and quartus doesnt throw any error even though the variable name "2pi" starts with a digit.

Is it okay to continue like this? is it alright to have variable names starting with a digit in schematic entry?

NShan12_0-1599043024675.png

 

0 Kudos
1 Solution
SyafieqS
Moderator
183 Views

Hi Naveen,


Even though the schematic can run through the compilation, it is not recommended to naming the variable starting with number. Try to declare the variable starting with alphabet and the follow up by number.


Thanks,

Regards


View solution in original post

2 Replies
SyafieqS
Moderator
184 Views

Hi Naveen,


Even though the schematic can run through the compilation, it is not recommended to naming the variable starting with number. Try to declare the variable starting with alphabet and the follow up by number.


Thanks,

Regards


NShan12
New Contributor I
173 Views

Hello @SyafieqS ,

Thank you. I will rename the variable names as suggested.

Reply