- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The Stratix V reference manuals says it has 1 SMA out for outputting clock signals. However I would like to use it for outputting a generated signal and sending it down a coaxial cable connected to the SMA. Is this possible? Thanks.- Tags:
- Stratix® V FPGAs
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
as long as that signal is a digital one-bit signal I think you should be fine, but check the datasheet for slewrates, max current etc.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page