Over voltage on IO FPGA pins lead bank voltage rise

[YanTian]

Dear All,

I used Arria V GX in my design, with a LDO to supply 3.3v to FPGA_IO bank VCCIOx.

Due to some reasons, I connected 2 input IO pins with 5v level.

At first, there is no error.

But after some days/months, the bank voltage rise up to 4.0v.

By the way, if I disconnect the 5v signals, the bank voltage goes back to 3.3v.

Could some expert tell what happened inside the FPGA ?

Thanks in advance!

[AqidAyman_Intel]

Hello,

Based on the device datasheet, the absolute maximum rating for DC input voltage, Vi, is 3.8V. Conditions other than this may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods may have adverse effects on the device.

[AqidAyman_Intel]

Hi,

May I know if you need any more clarification or support needed?

Thanks.

[AqidAyman_Intel]

I hope the previous response was sufficient to help you proceed. As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.