Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

PCIe Link training

Altera_Forum
Honored Contributor II
‎03-30-2018 02:24 PM
1,709 Views

In our system FPGA 5CGXFC7D6F27I7N and CPU TMS320x are connected via PCIe x2 GEN1. During link training LTSSM goes through such states: 

  • 0 Detect.Quiet 

  • 1 Detect.Active 

  • 2 Poling.Active 

  • 3 Polling.Compliance 

  • 2 Polling.Active 

  • 4 Polling.Configuration 

  • 6 config.Linkwidthstart 

  • 7 Config.Linkaccept 

  • 9 Config.Lanenumwait 

  • 8 Config.Lanenumaccept 

  • A Config.Complete 

  • B Config.Idle 

  • F L0 

 

But sometimes, for no apparent reason, it gets stuck at Polling.Compliance state. Can we somehow ban transition to this state ? For example, with the help of HIP test_in bus
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.